影視三級精品無碼_深夜A 级毛片催情精视频免费_国产老子午夜福利_果冻传媒A片在线播放_精品国产美女福到在线不卡_成人未滿十八無 毛片在線韩国_中文字幕一区二区人妻_亚洲中文无码男人的天堂_综合中文高清三级_东北老妇女bbw视频

RISC-V Technologies
Home
  >  
RISC-V Technologies
  >  
RISC-V CPU IPs
  >  
RISC-V 32-bit Architecture IPs
  >  
E330A
E330A
RISC-V 32-bit Architecture IPs
E330A:
ESWIN Computing E330A 32-bit functional-safety processor is a 32-bit RISC-V automotive grade CPU IP product with high-performance.

Based on E330, functional safety mechanism such as, Parity/ECC, SPM (Stack Pointer Monitor) and dual-core lock-step function were added to meet ASIL-D functional safety standards.

To ease user RTL simulation debugging, it provides an ESWIN Sight function to let users easily probe the internal state, registers and events.
E330A
Features
Features Description
ISA RISC-V 32-bit IMAC(B)(FD)(P)(K)_Zicsr_Zifencei_Zicbom_Zicond_Zilsd_xewcie
Modes Machine-mode, User-mode
Security Supporting Smepmp, PMP Region can optional from 0 to 16
Supports PPMA (Programmable Physical Memory Attributes) check
Pipeline 6-stage superscalar in-order pipeline with Branch Predictor
TIM ITIM and DTIM, with configurable sizes from 0KB to 128MB, ECC optional
L1 I$ Size configurable from 4KB to 128KB. Parity/ECC optional
L1 D$ Size configurable from 4KB to 128KB. Parity/ECC optional
Interrupt CLIC interrupt controller, supports 496 interrupt requests and non-maskable interrupt (NMI)
Debug Debug module: supports JTAG/cJTAG
Trace module: supports RISC-V N-Trace
Bus Interface 1.Memory Port:64-bit AHB/AXI master interface
2. Peripheral Port:32-bit AHB master interface
3. Front port :32-bit AHB slave interface, used for external access to TIM0 and TIM1
CoreMark(CoreMarks/MHz) 5.77
Dhrystone-Legla(DMIPS/MHz) 2.48